

Supporting Information

Silicon nanoparticle charge trapping memory cell

Nazek El-Atab^{*,1}, Ayse Ozcan^{2,3}, Sabri Alkis^{2,3}, Ali K. Okay^{2,3,4}, and Ammar Nayfeh¹

¹ Institute Center for Microsystems – iMicro, Department of Electrical Engineering and Computer Science (EECS), Masdar Institute of Science and Technology Abu Dhabi, United Arab Emirates

² UNAM-National Nanotechnology Research Center, Bilkent University, 06800 Ankara, Turkey

³ Institute of Materials Science and Nanotechnology, Bilkent University, 06800 Ankara, Turkey

⁴ Department of Electrical and Electronics Engineering, Bilkent University, 06800 Ankara, Turkey

Received 3 April 2014, revised 7 May 2014, accepted 7 May 2014

Published online May 2014

Keywords Si nanoparticles, ZnO, charge trapping memories, Al_2O_3 , phonon-assisted tunneling, atomic layer deposition

* Corresponding author: e-mail nelatab@masdar.ac.ae

1 Transistor output and gate leakage

The output curve of the transistor is measured by sweeping the drain voltage from 0 up to 8 V at different gate voltages as shown in Fig. S1. The transfer curve does not show a significant sub-threshold swing which can be due to leakage current across the blocking oxide.




Figure S1 Output curve of the transistor.

In addition, the gate leakage of the transistor is measured by sweeping the gate voltage in the negative and positive sides as shown in Fig. S2 with the drain being grounded and the linear logarithm of the gate current is plotted vs. the gate voltage.




Figure S2 Gate leakage of transistor.

2 TCAD simulations details

The structure is simulated using Synopsys Sentaurus Physics Based TCAD. The memory structure is based on an NMOS structure. The materials properties of ZnO, Al₂O₃ [1-3], and 2 nm Si nanoparticles [4-6] are used. Fowler-Nordheim, phonon assisted tunneling, and direct tunneling were used to model the charge emission mechanism from channel to/from charge storage layer. Size quantization effects are included in all simulations by using the density gradient model. Also, for all simulations, the Lucent mobility model is used and high-field saturation effects are accounted for. The V_t is extracted using the maximum transconductance method. All I-V simulations are performed using the hydrodynamic transport model, where the carrier temperature equation for the dominant carriers – electrons for NMOS—is solved with the electrostatic Poisson equation and the carrier continuity equations. For the high drain bias I_d - V_{gs} simulations, lattice self-heating effects are included by also solving the lattice temperature equation [7]. More details of the simulations can be found in Ref. [7-9].

3 Discussion about the Si nanoparticles size

According to the ITRS roadmap, the charge trapping layer thickness for NAND and NOR charge trapping memory devices should be reduced to 3-4 nm in the coming years. Thus, technologically viable and competitive future devices require the use of sub 3-nm nanoparticles (NPs), 0-D regime, where the electronic structure of Si is modified: larger band gap, smaller dielectric constant, larger work-function, smaller electron affinity, and larger charging energy.

There is no optimal size for the Si NPs, actually, there is a trade-off between some characteristics of the memory based on the size of the NPs. For example, with larger NPs, the electron affinity of the Si is increased which allows mixed electron/holes storage thus the program/erase speed of the memory is expected to increase because of the lighter mass and higher speed of the electrons. However, producing higher density memory devices would become more difficult with thicker charge trapping layers. On the other hand, using small NPs (sub 3-nm) allows for increased memory density. And since the electron affinity is reduced; only holes storage is observed. Therefore, by engineering the valence band offset between channel and tunnel oxide (such as using ZnO channel and Al₂O₃ tunnel oxide as in our case) in order to make the valence band offset smaller than the

conduction band offset (thus holes tunneling probability is much higher than electrons tunneling probability), we can manage to overcome the speed limitations mentioned earlier.

References

- [1] N. El-Atab, A. Rizk, A. K. Okay, and A. Nayfeh, AIP Advances **3**, 112116 (2013).
- [2] M. L. Huang, Y. C. Chang, C. H. Chang, T. D. Lin, J. Kwo, T. B. Wu, and M. Hong, Appl. Phys. Lett. **89**, 012903-012906 (2006).
- [3] G. D. Wilk, R. M. Wallace, and J. M. Anthony, J. Appl. Phys. **89**, 5243 (2001).
- [4] J. P. Proot, C. Delerue, and G. Allan, Appl. Phys. Lett. **61**, 1948-1950 (1992).
- [5] C. Delerue and G. Allan, Appl. Phys. Lett. **88**, 173117-173120 (2006).
- [6] D. V. Melnikov and J. R. Chelikowsky, Phys. Rev. B **69**, 113305-113309 (2004).
- [7] Synopsys Sentaurus TCAD, available online: <http://www.synopsys.com>.
- [8] A. Alnuaimi, A. Nayfeh, and V. Koldyaev, J. Appl. Phys. **113**, 044513-044519 (2013).
- [9] J. Bu and M. H. White, Solid-State Electron. **45**, 113-120 (2001).